



Jyothy Charitable Trust®
Jyothy Institute of Technology

Department of Electronics & Communication Engineering

Approved by AICTE-New Delhi; Affiliated to VTU, Belagavi; Accredited by NBA-New Delhi

TIME TABLE

ODD SEMESTER

Room no.: AEC-2

SEMESTER: III A (2021 Scheme)

Academic year: 2022-2023

w.e.f: 7/11/22

DAY	9:15 -10:10	10:10 -11:05	11:05-11:20	11:20 -12:15	12:15 – 1:10	1:10 – 2:00	2:00-2:50	2:50-3:40	3:40- 4:30
MON	MC	AEC	TEA BREAK	AEC	BSP	LUNCH BREAK	ADEL LAB (A1), DSDV LAB (A2), BSP LAB (A3), AEC-LIC LAB (A4)		
TUE	AEC	DSDV		MC	*SCR		ADEL LAB (A2), DSDV LAB (A3), BSP LAB (A4), AEC-LIC LAB (A1)		
WED	ADEL LAB (A3), DSDV LAB (A4), BSP LAB (A1), AEC-LIC LAB (A2)				BSP		DSDV	SLOW LEARNERS	
THU	ADEL LAB (A4), DSDV LAB (A1), BSP LAB (A2), AEC-LIC LAB (A3)				AEC		BSP	MC	PROCTORING
FRI	MC	DSDV	TEA BREAK	DSDV	BSP		*CIPE	SLOW LEARNERS	
SAT									

PROCTORS: Madhukar M, Srilakshmi R

*Changes due to Commencement of Skill Development program

Sl. No	SUB. CODE	TITLE	NAME OF THE FACULTY
1	21MAT31	Mathematics Course (MC)	Mr. Vishwanath M C (VMC)
2	21EC32	Digital System Design using Verilog (DSDV)	Mr. Nagesh Kumar D N (NK)
3	21EC33	Basic Signal Processing (BSP)	Dr. S Asha Bharathi (SAB)
4	21EC34	Analog Electronic Circuits (AEC)	Ms. Sumangala Geje (SG)
5	21ECL35	Analog & Digital Electronics Lab (ADEL)	Ms. Sumangala Geje (SG)
6	21UH36	Social Connect and Responsibility (SCR)	Dr. Asha Bharathi S(SAB)
7	21CIP37/47	Constitution of India and Professional Ethics (CIPE)	Ms. Sowmyashree (SS)
8	21EC383	Ability Enhancement Course – III (LIC Lab using Repice / MultiSIM) (AEC-LIC)	Mrs.Smita Agrawal (SA)

Sgpp
 Time Table Coordinator
 7/11/22

4/11/22
 HOD, Department of Electronic
 & Communication Engineering
 Head of the Department
 Jyothy Institute of Technology
 Tataguni, Off Kanakapura Road,
 Bengaluru, 560 062.

4/11/22
 PRINCIPAL
 Jyothy Institute of Technology
 Thathaguni, Off Kanakapura Main Road,
 Bengaluru - 560 082



Jyothy Charitable Trust®
Jyothy Institute of Technology

Department of Electronics & Communication Engineering

Approved by AICTE-New Delhi; Affiliated to VTU, Belagavi; Accredited by NBA-New Delhi

TIME TABLE

ODD SEMESTER

Room no: AEC-3

Academic year: 2022-2023

SEMESTER: III B (2021 Scheme)

w.e.f: 7/11/22

DAY	9:15 -10:10	10:10 -11:05	11:05-11:20	11:20 -12:15	12:15 - 1:10	1:10 - 2:00	2:00-2:50	2:50-3:40	3:40- 4:30
MON	BSP	AEC	TEA BREAK	MC	DSDV	LUNCH BREAK	SLOW LEARNERS		
TUE	ADEL LAB (B1), DSDV LAB (B2), BSP LAB (B3), AEC-LIC LAB (B4)				*SCR		MC	DSDV	SLOW LEARNERS
WED	MC	BSP	TEA BREAK	AEC	DSDV		ADEL LAB (B2), DSDV LAB (B3), BSP LAB (B4), AEC-LIC LAB (B1)		
THU	BSP	DSDV		MC	BSP		*ADEL LAB (B3), DSDV LAB (B4), BSP LAB (B1), AEC-LIC LAB (B2)		
FRI	ADEL LAB (B4), DSDV LAB (B1), BSP LAB (B2), AEC-LIC LAB (B3)				AEC		*CIPE	*AEC	PROCTORING
SAT			TEA BREAK						

PROCTORS: Rajesh Sudi, Dr.Tarun Kumar

* Changes due to commencement of Skill Development

Sl. No	SUB. CODE	TITLE	NAME OF THE FACULTY
1	21MAT31	Mathematics Course (MC)	Mrs. Latha R(LR)
2	21EC32	Digital System Design using Verilog (DSDV)	Mr. Madhukar.M (MM)
3	21EC33	Basic Signal Processing (BSP)	Dr Tarun Kumar (TK)
4	21EC34	Analog Electronic Circuits (AEC)	Dr. Ajjaiah. H. B. M (AHBM)
5	21ECL35	Analog & Digital Electronics Lab (ADEL lab)	Dr. Ajjaiah. H. B. M (AHBM)
6	21UH36	Social Connect and Responsibility (SCR)	Dr. Asha Bharathi S(SAB)
7	21CIP37/4	Constitution of India and Professional Ethics (CIPE)	Ms. Sowmyashree(SS)
8	21EC383	Ability Enhancement Course – III (LIC Lab using Pspice / MultiSIM) (AEC-LIC)	Mrs.Smita Agrawal (SA)

Sappu 7/11/22
Time Table Coordinator

Qud 7/11/22
**HOD, Department of Electronic
 & Communication Engineering**

**Jyothy Institute of Technology
 Tataguni, Off Kanakapura Road,
 Bengaluru - 560 082**

Qud
PRINCIPAL

**Jyothy Institute of Technology
 Thathaguni, Off Kanakapura Main Road
 Bengaluru - 560 082**



Jyothy Charitable Trust®
Jyothy Institute of Technology

Department of Electronics & Communication Engineering

Approved by AICTE-New Delhi; Affiliated to VTU, Belagavi; Accredited by NBA-New Delhi

TIME TABLE

ODD SEMESTER

Room no.: AEC1

SEMESTER: V (2018 Scheme)

Academic year: 2022-2023

w.e.f: 10/10/22

DAY	9:15 -10:10	10:10 -11:05	11:05-11:20	11:20 -12:15	12:15 – 1:10	1:10 – 2:00	2:00-2:50	2:50-3:40	3:40- 4:30
MON	DSP LAB(B1) / HDL LAB (B2)				EMW	LUNCH BREAK	VHDL	TIME	PROCTORING
TUE	DSP	EMW	TEA BREAK	PCS	VHDL		ITC	EVS	SLOW LEARNERS
WED	VHDL	ITC		TIME	PCS		ITC	DSP	
THU	ITC	ITC		DSP	VHDL		PCS	EMW	
FRI	PCS	DSP		TIME	EMW		DSP LAB (B2) / HDL LAB (B3)		
SAT	DSP LAB (B3) / HDL LAB (B1)								

PROCTORS: Nagesh Kumar K, Smita Agarwal, Dr.Asha Bharathi S

Sl. No	SUB. CODE	TITLE	NAME OF THE FACULTY
1	18ES51	Technological Innovation Management and Entrepreneurship (TIME)	Professor. N Narasimha Swamy (NNS)
2	18EC52	Digital Signal Processing (DSP)	Dr Asha Bharathi S
3	18EC53	Principles of Communication Systems (PCS)	Ms. Sumangala Gejje (SG)
4	18EC54	Information Theory & Coding (ITC)	Dr K Chandrashekar
5	18EC55	Electromagnetic Waves (EMW)	Mr. Rajesh Sudi (RS) / <i>changed to Hamsa</i>
6	18EC56	Verilog HDL (Ver - HDL)	Mr. Madhukar.M (MM)
7	18ECL57	Digital Signal Processing Laboratory (DSP LAB)	Dr. Asha Bharathi S / Dr Tarun Kumar
8	18ECL58	HDL Laboratory (HDL LAB)	Mr. Madhukar.M (MM) / Dr. Hamsa S
9	18CIV59	Environmental Studies (EVS)	Dr M T Reddy

Syame
 7/10/22
Time Table Coordinator

Paul
 7/10/22
**HOD, Department of Electronic
 & Communication Engineering**
 Jyothy Institute of Technology
 Head of the Department
 Thathaguni, (C), Kanakapura Road,
 Bangalore. 560 062.

W
PRINCIPAL
 Jyothy Institute of Technology
 Thathaguni, Off Kanakapura Main Road
 Bengaluru - 560 062
 Principal



Jyothy Charitable Trust®
Jyothy Institute of Technology

Department of Electronics & Communication Engineering

Approved by AICTE-New Delhi; Affiliated to VTU, Belagavi; Accredited by NBA-New Delhi

TIME TABLE

ODD SEMESTER

Room no: EC SEMINAR HALL

SEMESTER: VII (2018 Scheme)

Academic year: 2022-2023

w.e.f: 19-09-2022

DAY	9:15 -10:10	10:10 -11:05	11:05-11:20	11:20 -12:15	12:15 – 1:10	1:10 – 2:00	2:00-2:50	2:50-3:40	3:40- 4:30
MON	AI	VLSI	TEA BREAK	DIP	VLSI	LUNCH BREAK	B1/B2 (CN Lab /VLSI Lab)		
TUE	DIP	AI		CTG	CN		Project Work Phase-I / Internship		
WED	B2/B3 (CN Lab /VLSI Lab)				CTG		CN	Project Work Phase-I / Internship	
THU	DIP	CN	TEA BREAK	AI	CTG		Project Work Phase-I / Internship		
FRI	B3/B1 (CN Lab /VLSI Lab)				VLSI		Project Work Phase-I / Internship		
SAT	Project Work Phase-I / Internship								

PROCTORS: Dr.Ajjaiiah HBM ,Dr. Chetana K, B M Chandrashekar

Sl. No	SUB. CODE	TITLE	NAME OF THE FACULTY
1	18EC71	Computers Networks (CN)	Mr. Rajesh Sudi (RS)
2	18EC72	VLSI Design (VLSI)	Mr. Deepak V Ingale (DVI)
3	18EC733	Digital Image Processing (DIP)	Mrs. Smita Agrawal (SA)
4	18EC744	Cryptography (CTG)	Mr. Nagesh Kumar D N (NK)
5	18CS753	Introduction to Artificial Intelligence (AI)	Mr. Nagaraju A (NA)
6	18ECL76	Computers Networks Lab (CN Lab)	Mr. Rajesh Sudi (RS) / Mrs. Smita Agrawal (SA)
7	18ECL77	VLSI Lab (VLSI Lab)	Mr. Deepak V Ingale (DVI) /Ms.Bhargavi
8	18ECP78	Project Work Phase-I	Dr. Asha Bharathi S (SAB)
9	-	Internship	Mrs. Srilakshmi R

Syame
16/9/22
Time Table Coordinator

16/9/22
HOD, Department of Electronic
& Communication Engineering

Jyothy Institute of Technology
 Tataguni, Off Kanakapura Road,
 Bengaluru - 560 062.

16/9/22
PRINCIPAL

Jyothy Institute of Technology
 Thathaguni, Off Kanakapura Road
 Bengaluru - 560 082